



SoLid electronics status

Key Features

- Signal from MPPC : 65 MHz in 14bit 16chan ADC
- 64 to 128 channel read out per board
- FPGA on board processing
 - zero suppression, readout thresholds, DPP for neutron trigger
- MPPC bias voltage supply & individual voltage trims
- charge injection system for ADC linearity and checks
- temperature sensors
- Connectivity : Gigabit Ethernet, trigger in/out, clock in/out


SM1 electronics Layout

- Plane has $4 \times 8 = 32$ channels
 - X and Y and flipped side
- Sub-module has $9 \times 32 = 288$ channels
- 10 DEIMOS boards
 - not all full so will need to arrange channel map to alleviate FPGA processing
- 3 DPC cards



Notes DAC has two registers so that a square wave output can be setup independently on each output ?
DAC controlled via LDAC?

Could we use the dac to put test pulses onto the bottom of the mppc (have a resistor across the MPPC) and this could then reduce components even further. The resistor across mppc would increase dissipation though.



Can we set up voltage range so that we do not need a dac to control the hv side ?
Analog side of dac is powered by 5v and therefore should have a 5v range.





Figure 46. LVDS Output Timing Example in ANSI-644 Mode (Default)

FCO = 65MHz
DCO = 455 MHz (DDR)
DATA = 910 Mbps
All signals LVDS



Use dual converter, to sync converters, 3v3 will be low current. Do not need to input 5v, higher may be more efficient with smps.

3V3 SMPS
VCCIO
Range 0v8 - 3v6

5V0
Absolute max 7V0

1V8 SMPS
VCCIO
Range 0v8 - 3v6

1V0 (0V9)
SMPS
VCCINT
Range 0v8 - 3v6

5V0
5V0
5V0
SATA power connector 15 pin

SATA serial data x2 connector 7 pin

LVDS to neighbour

LVDS to neighbour

Kintex7
FPGA
XC7K325T

3V3 IO
SFP+ Module in cage
Ethernet 10, 100, 1000

External clock input

LVDS Clock module

JTAG port

PROM

Master clock system on board, using address scheme 00 as master.

60 x4 way

240 way

32top, 32 bot


Figure 36. Differential Transformer Coupled Configuration for Baseband Applications

Figure 35. Differential Double Balun Input Configuration for Baseband Applications

DEIMOS front end board V2

Gnd side of mppc cables must not touch anything at either end since they are not actually gnd.

All voltages are feed through on single 80 way ribbon cable.
Transformer should be nest to the adc, but we can use gnd to produce pseudo diff signal.
Calibration done through top 8 channels of 40 channel DAC using LDAC.
No Cal voltage since cal is done using DAC.
HV switch is now on main board.



Must find hv filter caps at at least 150V 0603 biggest C.
KEMET - C0603C103K2RACTU - CAP, MLCC, X7R, 10NF, 200V, 0603

Firmware

- will use interface developed at CERN (CACTUS) for CMS level-1 trigger
 - <https://svnweb.cern.ch/trac/cactus>
 - and some IPbus example firmware for Xilinx dev boards : https://svnweb.cern.ch/trac/cactus/browser/trunk/boards/ipbus_demo/projects/demo_kc705_basex
- ADC synchronisation : R. Wastie and A. Baird
- DAC and other functionalities : R. Wastie
- data processing and output : N. Ryder

Kintec 7 dev board available

- Nick has borrowed ATLAS dev board to start developing
 - ordering one for SoLid this week



Current status

- finalise footprint of DEIMOS card before end of month to feed in mechanical design
- finalise board design mid-may for first production (DPC and DEIMOS)
 - boards are simplified so no major issue are expected with layout and routing this time
 - will produce 2-3 DEIMOS board so we can fit one on the frames by end of may
- DPC firmware work will start in May